Artefact-free top-down TEM sample preparation of a 14 nm FinFET device

Mar/21/2017
Check out this new application example!

 
Find out how to prepare curtaining-free high-quality lamellae from semiconductor devices.

In this application note a new method of top-down lamella preparation in a Ga FIB-SEM machine is shown. Curtaining artifacts are mitigated due to the alternation of the ion incidence angle by tilting the sample mounted on a Rocking stage.

Documents for download

Artefact-free top-down TEM sample preparation of a 14 nm FinFET device
Artefact-free lamella preparation by FIB is crucial for successful TEM analysis. One of the difficulties one faces during the preparation of such specimens is the appearing of curtaining; surface artefacts that arise when polishing a sample which consists of different materials, each with different milling rates.
pdf – 1.2 MB

Related news

Because everything needs to be just right
SAFINA, a.s. a company located right at the heart of Europe has developed...
Jul/26/2017
Sales newsPR news
TESCAN at the MMC 2017
We would like to extend our thanks to all customers and business partners...
Jul/11/2017
PR news
Understanding variability of metal additive parts
TESCAN Ga FIB-SEM LYRA3 used for preparation of electron-transparent TEM...
Jun/16/2017
PR news
TESCAN presence in the South-East Asian high-tech
TESCAN GAIA in Fabrinet – A Trusted Manufacturing Partner of the World...